



Dual Context Modeling in the EBCOT Unit of JPEG2000 Decoder for Digital Cinema

修士課程修了 D.Lkhagvajantsan

Background



EBCOT Tier 1




Processing Speed

Throughput of BPD is not sufficient

Hardware size

Increase throughput Hardware cost increase

Proposal 1



Restrict dependence on decision bits

- Reduction of clock cycles

4 column's status data are stored in register

- Negligible increase in hardware size

Software simulator

- Verify functionality
- Estimate performance

Number of clock cycles


Test pattern	Clocks/code-block		Decreased percentage
	Conv. 1	Prop. 1	
Test pattern 1	2820	2572	8.79 %
Test pattern 2	2671	2453	8.14 %
Test pattern 3	3159	2891	8.48 %

Proposal 2


Predict next column

Reduction of clock cycles


Reduction of Hardware cost



Throughput Estimation



Hardware Architecture



Technology	TSMC0.18
Synthesis tool	Synopsys Design Compiler

Sub block	Conventional		Proposed	
	Gates	Delay [ns]	Gates	Delay [ns]
Prediction unit	-	-	412	0.58
Sample skipping	6241	2.41	5970	1.92
Context window	11043	2.63	8135	2.63



早稲田大学 大学院 情報生産システム研究科

システムLSI分野システムLSI応用部門 池永研究室